ABSTRACT This paper aims to investigate the recently proposed figure of merit, V DIBLSS /(I on /I off ), in detail. Experimental results show that V DIBLSS /(I on /I off ) represents the index of device immunity to short-channel effects in bulk FinFETs. The value of its numerator, V DIBLSS , accounts for the draininduced barrier lowering and subthreshold swing. The value of its denominator, I on /I off , accounts for the transistor performance in transitioning between on and off states. Small V DIBLSS and large I on /I off are desirable, representing the improved gate control over the channel potential. We found that both V DIBL and V SS values are more correlated with the drain off-state current, I off , than they are with the drain on-state current, I on . A high-performance FinFET device exhibits V DIBLSS of about 100 mV and I on /I off of about 1 × 10 6 . Thus, V DIBLSS /(I on /I off ) in a high-performance FinFET device is expected to be around 1 × 10 −4 mV. Using this figure of merit, along with the verification using conventional parameters such as V DIBLSS and I on /I off , the proposed device shows better electrical characteristics than that in our previous work due to the optimized process conditions implemented.
I. INTRODUCTION
Fin field-effect transistors (FinFETs) are regarded as strong candidates for the sub-20 nm regime because of their excellent immunity to short-channel effects (SCEs) [1] - [3] . In the silicon industry, bulk FinFETs are preferred over siliconon-insulator (SOI) FinFETs for enhanced heat dissipation, similar performance, and less cost [4] - [8] . Also, the number of required masks used for device fabrication heavily discourages the implementation of SOI FinFET technology in low-cost manufacturing of consumer electronics products. Hence, the implementation of bulk FinFET technology is still currently the most practical option even though SOI would provide a much better short-channel performance.
Recently, a new figure of merit (FoM), V DIBLSS /(I d,sat /I sd,leak ), has been presented for the purpose of monitoring the performance of n-channel bulk FinFET devices [9] . Logic FoMs, such as drain-induced barrier lowering (DIBL), subthreshold swing (SS), saturation drive current, I d,sat , and source/drain (S/D) subthreshold off-state leakage current, I sd,leak , are merged into a single parameter to represent the overall device performance. Among them, V DIBL is defined as V t,lin − V t,sat , where V t,lin is the linear threshold voltage, and V t,sat is the saturation threshold voltage [10] . V SS is approximately the value of SS [9] . V DIBLSS is defined as V DIBL + V SS , representing the gate voltage (V g ) domain covered by the combination of DIBL and SS. I d,sat /I sd,leak represents the transistor performance in transitioning between on and off states. As more analysis regarding this new FoM is done, more interesting facts are found.
In our previous work, we utilized this new FoM, V DIBLSS /(I d,sat /I sd,leak ), to characterize and compare the performance of n-channel bulk FinFET devices with and without the lightly-doped drain (LDD) implantation. The main purpose of this paper is to investigate in more detail the fundamental concepts of V DIBLSS /(I on /I off ), where I d,sat /I sd,leak is replaced with I on /I off for simplicity. It should be noted that by changing the term I sd,leak into I off , other components of the leakage current such as gate leakage, band-to-band tunneling, and gate-induced drain leakage (GIDL) are also covered [11] . However, since the I off of the proposed device in this work is sufficiently small (7 × 10 −13 A) and is dominated by the subthreshold leakage current, these leakage currents can be ignored in our computation of V DIBLSS /(I on /I off ). Such low leakage current is attributed to the FinFET structure and the high-κ metal-gate process [1] , [12] . Our findings show that the V DIBLSS /(I on /I off ) parameter is a key index for reporting the device immunity to SCEs in bulk FinFETs. In general, this new FoM can be used for reporting the device immunity to SCEs in any metal-oxide-semiconductor (MOS) FETs (MOSFETs)-based devices. Detailed discussion and analysis of V DIBLSS /(I on /I off ) are presented.
II. DEVICE FABRICATION
A silicon starting material was used for manufacturing FinFET devices with physical gate lengths between 16 nm and 20 nm. The major processes are described as follows. After p-well implantation (BF: 2.5 × 10 19 cm −3 − 5 × 10 19 cm −3 ), the fin structure was formed. Fin widths were between 8.2 nm and 9.1 nm, and fin heights were between 40.1 nm and 42.3 nm. Definition of gate length and dry etching were then carried out. LDD implantation was absent in this work. Next, the sacrificial nitride layers were deposited on the silicon surface, followed by lithography and etching processes. The selective epitaxial growth of in-situ phosphorus-doped silicon was performed. The total oxide spacer thicknesses were between 4.2 nm and 4.4 nm. Rapid thermal processing was used for activating implanted dopants. Subsequent processes took place using standard high-κ complementary MOS (CMOS) technology. The gate dielectric thicknesses were between 1.8 nm and 2 nm. A schematic view of the proposed FinFET is shown in Fig. 1 . The main structural parameters are shown.
The previous work, presented in [9] , is used for comparison with the proposed device in terms of electrical parameters such as V t,sat , V DIBL , V SS , I on /I off , and V DIBLSS /(I on /I off ). Furthermore, the influence of V t,sat on V DIBLSS /(I on /I off ) in bulk FinFETs is investigated under a given V t,sat range.
III. RESULTS AND DISCUSSION
First, we investigate the influence of V t,sat on the device's V DIBL and V SS characteristics ( Fig. 2(a) and Fig. 2(b) ). Parameters are defined as follow: [9] . Results show that when 208 VOLUME 6, 2018 the V t,sat is decreased further, both the V DIBL and the V SS become larger. This is attributed to the fact that the SCEs strongly influence the device performance in bulk FinFETs. We also observe that the V t,sat has little impact on the V SS characteristics. Under the same V t,sat condition, the proposed device has smaller values of V DIBL and V SS in comparison with that in the previous work [9] because optimized process conditions were implemented. [13] . V DIBLSS is affected by the V t,sat due to the contribution of DIBL and SS ( Fig. 3(a) ). V DIBLSS of 100 mV is used to monitor and compare the characteristics of bulk FinFETs. Hence, the smaller values of V DIBL and V SS are simultaneously obtained. It is also interesting to note that I on /I off increases with increasing V t,sat ( Fig. 3(b) ). An I on /I off of 1×10 6 indicates that the V g has much more control over the operation of the MOSFET than the drain voltage, V d . The relatively flat trend of V DIBLSS (and I on /I off ) vs. V t,sat is a result of the reduction of SCEs in this work. According to [4] , [9] , [10] , and [14] , when the charge sharing from the S/D to the channel is suppressed, a higher V t,sat , which approaches the value of V t,lin , can be obtained. Therefore, a negligible trend of V DIBLSS (and I on /I off ) vs. V t,sat can be observed. We aim to minimize the value of V DIBLSS /(I on /I off ) and obtain a relatively flat trend of V DIBLSS /(I on /I off ) vs. V t,sat . Such case indicates better short-channel performance. To further analyze the role of V DIBLSS in bulk silicon FinFETs, the V DIBLSS as a function of I on /I off is shown in Fig. 3(c) . As seen in this figure, small V DIBLSS is almost always linked with large I on /I off . This again proves that the improvement of SCEs in bulk silicon FinFETs reduces the sensitivity of I off to the DIBL effect and SS. In other words, a potential barrier between the source and the channel region is not significantly decreased when the V d is high (0.8 V) [10] , [14] . Small DIBL leads to small off-state leakage current. Steep SS results in good on/off switching performance. Hence, the value of V DIBLSS can be used to evaluate the overall performance of n-channel bulk FinFET devices. The measured values of V DIBLSS /(I on /I off ) for n-channel bulk FinFETs without lightly-doped regions as a function of V t,sat are shown in Fig. 4 . One important point to note is that V DIBLSS /(I on /I off ) exhibits a strong V t,sat dependence.
V DIBLSS /(I on /I off ) decreases as V t,sat increases. This is due to the fact that SCEs occur in bulk FinFETs. This proves the usefulness of the V DIBLSS /(I on /I off ) parameter in analyzing SCEs for bulk FinFETs. Another important point is that the proposed device has smaller V DIBLSS /(I on /I off ) than that in our previous work. As explained in Fig. 2 , smaller V DIBLSS and larger I on /I off result in better device performance. Next, the V DIBLSS /(I on /I off ) as a function of V DIBLSS is investigated. It is demonstrated in Fig. 5 that the V DIBLSS /(I on /I off ) decreases as the V DIBLSS decreases. At the same time, the V DIBLSS /(I on /I off ) decreases as the I on /I off increases, as shown in Fig. 6 . When the value of V DIBLSS /(I on /I off ) is around 1 ×10 −4 mV, the values of V DIBLSS and I on /I off are 100 mV and 1 ×10 6 , respectively. This behavior is due to the interrelated effects of V DIBL and V SS in a nanoscale device. Smaller V DIBLSS , which means reduced electric field in the drain region of a MOS transistor, indicates better on/off characteristics. Thus, V DIBLSS /(I on /I off ) becomes a key device parameter in evaluating the performance of n-channel bulk FinFET devices.
Some state-of-the-art devices in [8] , [16] , and [17] are used for comparison with the proposed device. These are shown in Fig. 4-6 . Although it is difficult to compare apples to apples due to the differences in fabrication conditions, we observe a consistent trend: devices with reduced DIBL and SS eventually result in smaller V DIBLSS /(I on /I off ). I d used for defining the V t [15] .
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The physical meaning of V DIBLSS /(I on /I off ) is summarized by redrawing the figure in [9] (Fig. 7) .
V DIBLSS /(I on /I off ) contains information on the important performance parameters: The DIBL effect and SS in the x-axis of the I d -V g curve and the transistor on/off current ratio in the y-axis of the I d -V g curve. V DIBLSS refers to the V g domain covered by the combination of DIBL and SS as depicted by the graph in Fig. 7 . I on /I off refers to the on/off transition performance. Small V DIBL results in small leakage current, increasing the separation between I off and I on . Steep SS exhibits fast on/off transition performance, which also increases I on /I off . Thus, V DIBL and V SS are interrelated. As a result, small V DIBLSS /(I on /I off ) is a good indication that the SCEs are under control.
In general, the V DIBLSS /(I on /I off ) parameter can also be utilized for special technologies such as of III-V MOSFETs and tunnel FETs (TFETs) [18] - [20] . These topics are beyond the scope of this paper. However, these technologies are nevertheless short-channel devices, so the V DIBLSS /(I on /I off ) parameter can still be useful. Note that in a high-performance device, the V DIBLSS /(I on /I off ) parameter should still always be smaller than 1 ×10 −4 mV because it means that small V DIBLSS and large I on /I off are being simultaneously obtained.
IV. CONCLUSION
We have demonstrated experimentally that the V DIBLSS /(I on /I off ) parameter can be used to evaluate the performance of n-channel bulk FinFET devices. The numerator corresponds to DIBL and SS, and the denominator indicates how well a nanoscale device performs under switching operation. Small V DIBLSS and large I on /I off are desirable for a high-performance FinFET device. Thus, the smaller the value of V DIBLSS /(I on /I off ), the better the performance of a nanoscale device. Furthermore, for a given V t,sat , the proposed device has better electrical characteristics compared to our previous work, including smaller V DIBLSS (<100 mV) and larger I on /I off (>1 ×10 6 ). 
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